1. Column Address Strobe CAS A signal sent from a processor or memory controller to a dynamic random access memory DRAM qv circuit to indicate that the column address lines are valid.
column address strobe |
